arrow
返回
G

Graba, Tarik

institut polytechnique de paris

0H指数
1论文数
0被引数
收录论文 1
发表时间
High Throughput/Gate AES Hardware Architectures Based on Datapath Compression基于数据路径压缩的高吞吐量/门AES硬件架构
err2020-04-01
err21
errOAAI
errUeno, Rei; Homma, Naofumi; Morioka, Sumio; Miura, Noriyuki; Matsuda, Kohei; Nagata, Makoto; Bhasin, Shivam; Mathieu, Yves; Graba, Tarik; Danger, Jean-Luc
err分享
err收藏