arrow
返回

A single receiving chip for DVB data broadcasting system

delete2006-08-01
delete0
PRE
AI
贺
贺光辉 (Guanghui He) *
N
Ningyi Xu
Wei Yu 封面图
Wei Yu (Wei Yu)
DOI:10.1109/TCE.2006.1706511delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In this paper, we present a single-chip receiver for DVB data broadcasting system, which is designed using the methodology of hardware and software co-design. The hardware part filters out and descrambles the necessary MPEG-2 Transport Stream (TS) packets, then sends them to PC Some useful peripheral functions such as PCI interface, (IC)-C-2 bus controller and smart card 7816 interface are also developed to provide a cost-effective solution. Meanwhile, multi-protocol decapsulation related to data broadcasting protocol is analyzed and implemented mainly by software. In order to improve the throughput and hardware utilization, we adopt chaining mode direct memory access (DMA) scheme and a double buffer approach both in hardware and in software. Moreover, the parameters of chaining mode DMA and the depth of buffer are further optimized by theoretical analysis. The result indicates the throughput of chaining mode DMA is up to 475.8 Mb/s, which is 24 times as much as nonchaining mode DMA strategy.(1)
Keyword:
data broadcasting
transport stream
MPE
DMA
PCI

期刊

IEEE Transactions on Consumer Electronics 封面图
IEEE Transactions on Consumer Electronics
IF:
10.9
论文数:
5.3K
被引数:
6.8K

机构

暂无机构信息
引用论文

引用论文

err分享
err收藏
err分享
err收藏
PC-based DTV architecture
err2000-05-01
err2
PREAI
errTran, T; Moriarty, M; Dao, G; Welker, M
err分享
err收藏
err分享
err收藏
Single chip video processor for digital HDTV
err2001-01-01
err7
PREAI
errYamauchi, H; Okada, S; Taketa, K; Mihara, Y; Harada, Y
err分享
err收藏
Data broadcasting and interactive television数据广播和互动电视
err2006-01-01
err23
PREAI
errCrinon, RJ; Bhat, D; Catapano, D; Thomas, G; Van Loo, JT; Bang, G
err分享
err收藏
err分享
err收藏
没有更多内容