arrow
返回

Low-Cost and Programmable CRC Implementation Based on FPGA

delete2021-01-01
delete6
delete
OA
AI
H
Huan Liu
Z
Zhiliang Qiu
W
Weitao Pan *
J
Jun Li
L
Ling Zheng
Y
Ya Gao
DOI:10.1109/TCSII.2020.3008932delete
delete原文链接
delete分享
delete收藏
查看原文
摘要

摘要

En 中文
Cyclic redundancy check (CRC) is a well-known error detection code that is widely used in Ethernet, PCIe, and other transmission protocols. The existing FPGA-based implementation solutions encounter the problem of excessive resource utilization in high-performance scenarios. The padding zeros problem and the introduction of programmability further exacerbate this problem. In this brief, the stride-by-5 algorithm is proposed to achieve the optimal utilization of FPGA resources. The pipelining go back algorithm is proposed to solve the padding zeros problem. The method of reprogramming by HWICAP is proposed to realize programmability with small and constant resource utilization. The experimental results show that the resource utilization of the proposed non-segmented architecture is 80.7%-87.5% and 25.1%-46.2% lower than that of two state-of-the-art FPGA-based CRC implementations, and the proposed segmented architecture has lower resource utilization, by 81.7%-85.9% and 2.9%-20.8%, than two state-of-the-art architectures. Furthermore, throughput and programmability are guaranteed. The source code has been made available on -1.5mm]Please cite reference [1] in the text of the paper. It was removed from the abstract as having references in an abstract is contrary to IEEE journal style. GitHub.
Keyword:
Resource management
Table lookup
Field programmable gate arrays
Pipeline processing
Systems architecture
Throughput
Heuristic algorithms
Cyclic redundancy check
FPGA
low cost
programmable
HWICAP
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

W
Wuxi Institute of Technology
学者数:
184
论文数: 167
被引数: 808
X
Xidian University
学者数:
2.4W
论文数: 1.9W
被引数: 9.7K
引用论文

引用论文

Induced maturation of frog mast cells by nerve growth factor during ontogenesis
err2003-10-29
err0
PREAI
errGabriella Chieffi Baccari; Franca Raucci; Maria M. Di Fiore; Rossella Monteforte
err分享
err收藏
err分享
err收藏
Parallel CRC realization
err2003-10-01
err101
PREAI
errCampobello, G; Patanè, G; Russo, M
err分享
err收藏
Low-Cost and Programmable CRC Implementation Based on FPGA
err2021-01-01
err6
errOAAI
errLiu, Huan; Qiu, Zhiliang; Pan, Weitao; Li, Jun; Zheng, Ling; Gao, Ya
err分享
err收藏
FPGA-Assisted DPI Systems: 100 Gbit/s and Beyond
err2019-01-01
err10
PREAI
errOrosz, Peter; Tothfalusi, Tamas; Varga, Pal
err分享
err收藏
学者 查看更多内容