返回
Realization of Boolean Logic Functionality Using Redox-Based Memristive Devices
DOI:10.1002/adfm.201500865.png)
摘要
En 中文
Emerging resistively switching devices are thought to enable ultradense passive nanocrossbar arrays for use as random access memories (ReRAM) by the end of the decade, both for embedded and mass storage applications. Moreover, ReRAMs offer inherent logic-in-memory (LIM) capabilities due to the nonvolatility of the devices and therefore great potential to reduce the communication between memory and calculation unit by alleviating the so-called von Neumann bottleneck. A single bipolar resistive switching device is capable of performing 14 of 16 two input logic functions in the logic concept presented by Linn et al. (CRS-logic). In this paper, five types of selectorless devices are considered to validate this CRS-logic concept is experimentally by means of the IMP and AND logic operations. As reference device a TaOx-based ReRAM cell is considered, which is compared to three more advanced device configurations consisting either of a threshold supported resistive switch (TS-ReRAM), a complementary switching device (CS), or a complementary resistive switch (CRS). It is shown that all of these devices offer the desired LIM behavior. Moreover, the feasibility of XOR and XNOR operations using a modified logic concept is applied for both CS and CRS devices and the pros and cons are discussed.
Keyword:
logic-in-memory
memristive devices
ReRAM
resistive switching
stateful logic
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
19
论文数:
3.5W
被引数:
32.1W
机构
引用论文
Complementary resistive switches for passive nanocrossbar memories用于无源nanocrossbar存储器的互补电阻开关
NATURE MATERIALS
IF38.5
Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges基于氧化还原的电阻开关存储器-纳米离子机制,前景和挑战
ADVANCED MATERIALS
IF26.8
The changing face of the Mediterranean – Land cover, demography and environmental change: Introduction and overview
The Holocene
IF0
Ag/GeSx/Pt-based complementary resistive switches for hybrid CMOS/Nanoelectronic logic and memory architectures
SCIENTIFIC REPORTS
IF3.9

