.png){kind=icon}
返回
Using data compression in automatic test equipment for system-on-chip testing
.png){kind=icon}
PRE
AI
DOI：10.1109/TIM.2003.822703.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Compression has been used in automatic test equipment (ATE) to reduce storage and application time for high volume data by exploiting the repetitive nature of test vectors. The application of a binary compression method to an ATE environment for manufacturing is studied using a technique, referred to as reuse. In reuse, compression is achieved by partitioning the vector set and removing repeating segments. This process has O(n(2)) time complexity for compression (where n is the number of vectors) with a simple hardware decoding circuitry. It is, shown that for industrial system-on-chip (SoC) designs, the efficiency of the reuse compression technique is comparable to sophisticated software techniques with the advantage of easy and fast decoding. Two shift register-based decompression schemes are presented; they can be either incorporated into internal scan chains or built in the tester's head. The proposed compression method has been applied to industrial test and data and an average compression rate of 84% has been achieved.
Keyword:
automatic test equipment (ATE)
manufacturing test
test compression
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.9
论文数:
2.0W
被引数:
5.8W
机构
暂无机构信息
引用论文
.png){kind=icon}
查看更多内容