arrow
Return

Modeling and Mitigating Transient Errors in Logic Circuits

delete2011-07-01
delete22
delete
OA
AI
I
Ilia Polian *
J
John P. Hayes
S
S.M. Reddy
B
Bernd Becker
DOI:10.1109/TDSC.2010.26delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
Transient or soft errors caused by various environmental effects are a growing concern in micro and nanoelectronics. We present a general framework for modeling and mitigating the logical effects of such errors in digital circuits. We observe that some errors have time-bounded effects; the system's output is corrupted for a few clock cycles, after which it recovers automatically. Since such erroneous behavior can be tolerated by some applications, i.e., it is noncritical at the system level, we define the critical soft error rate (CSER) as a more realistic alternative to the conventional SER measure. A simplified technology-independent fault model, the single transient fault (STF), is proposed for efficiently estimating the error probabilities associated with individual nodes in both combinational and sequential logic. STFs can be used to compute various other useful metrics for the faults and errors of interest, and the required computations can leverage the large body of existing methods and tools designed for (permanent) stuck-at faults. As an application of the proposed methodology, we introduce a systematic strategy for hardening logic circuits against transient faults. The goal is to achieve a desired level of CSER at minimum cost by selecting a subset of nodes for hardening against STFs. Exact and approximate algorithms to solve the node selection problem are presented. The effectiveness of this approach is demonstrated by experiments with the ISCAS-85 and -89 benchmark suites, as well as some large (multimillion-gate) industrial circuits.
Keywords:
Soft errors
error tolerance
selective hardening
transient faults
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Dependable and Secure Computing cover
IEEE Transactions on Dependable and Secure Computing
IF:
7.5
Papers:
2.6K
Citations:
9.6K

Organization

U
University of Iowa
Scholars:
2.8W
Papers: 2.3W
Citations: 600
U
University of Passau
Scholars:
692
Papers: 680
Citations: 515
U
University of Michigan
Scholars:
6.4W
Papers: 5.3W
Citations: 124
U
university of michigan system
Scholars:
9.1W
Papers: 8.6W
Citations: 133
researcher View more organizations
Cited Papers

Cited Papers

errShare
errSave
Competition and the response of three plant species to a salinity gradient
err1991-11-01
err0
PREAI
errN. C. Kenkel; A. L. McIlraith; C. A. Burchill; G. Jones
errShare
errSave
A survey of rollback-recovery protocols in message-passing systems
err2002-09-01
err988
errOAAI
errElnozahy, EN; Alvisi, L; Wang, YM; Johnson, DB
errShare
errSave
Some Considerations of the Infinite
err2018-12-31
err0
PREAI
errMorris Kronfeld; Arthur Rock
errShare
errSave
An Open Access Data Set Highlighting Aggregation of Dyes on Metal Oxides
errData
IF0
err2020-05-13
err0
errOAAI
errVishwesh Venkatraman; Lethesh Kallidanthiyil Chellappan
errShare
errSave
Digital Transformation and Brazilian Agribusiness: An Analysis of Knowledge Management in the Sector
err2020-04-23
err0
PREAI
errCinthya Mônica da Silva Zanuzzi; Paulo Maurício Selig; Roberto Carlos dos Santos Pacheco; Graciele Tonial
errShare
errSave
The impact of the COVID-19 pandemic on selected areas of a management system in SMEs
err2021-11-17
err0
errOAAI
errJaroslav Belas; Beata Gavurova; Jan Dvorsky; Martin Cepel; Pavol Durana
errShare
errSave
researcher View more