未登录
分享
收藏
分享
收藏
分享
收藏
分享
收藏Toggle Rate Aware Quantization Model Based on Digital Floating-Point Computing-In-Memory Architecture基于数字浮点内存计算架构的切换速率感知量化模型
Chen, Xi; Zhao, Yitong; Guo, An; Chen, Jinwu; Dong, Fangyuan; Zhang, Zhaoyang; Xiong, Tianzhu; Wang, Bo; Kong, Yuyao; Si, Xin
分享
收藏From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits
Zhang, Zhaoyang; Chen, Jinwu; Chen, Xi; Guo, An; Wang, Bo; Xiong, Tianzhu; Kong, Yuyao; Pu, Xingyu; He, Shengnan; Si, Xin; Yang, Jun
分享
收藏