.png){kind=icon}
返回
A data-centric chip design agent framework for Verilog code generation
.png){kind=icon}
PRE
AI
DOI：10.1145/3727980.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Recent advances in large language models (LLMs) have demonstrated significant potential for automated hardware description language (HDL) code generation from high-level specifications. However, two critical challenges limit further progress in this domain: the scarcity of quality Verilog training data and the inability of current approaches to generate RTL code optimized for power, performance, and area (PPA) metrics. This article presents a comprehensive data-centric framework that addresses these limitations through innovations in both pre-fine-tuning data preparation and after-fine-tuning optimization strategies. In the pre-fine-tuning phase, we tackle the data scarcity problem with an automated design-data augmentation framework that generates high-volume, high-quality natural language specifications aligned with corresponding Verilog code and EDA scripts. Our approach creates a complete RTL-level feedback loop by augmenting EDA scripts, RTL code, and EDA tool feedback. In the after-fine-tuning phase, we focus on generating PPA-aware RTL code through a novel search and prompt framework. Our approach implements iterative filtering and selection of LLM-generated Verilog variants while providing high-quality predefined prompts, including composition and interface specifications. To evaluate the effectiveness of our data augmentation method, we fine-tune Llama 2-13B and Llama 2-7B models using the dataset generated by our augmentation framework. The results demonstrate a significant improvement in the Verilog generation tasks with LLMs. Moreover, the accuracy of Verilog generation surpasses that of the current state-of-the-art open-source Verilog generation model, increasing from 58.8% to 70.6% with the same benchmark. Our 13B model has a pass rate improvement compared with GPT-3.5 in Verilog generation and outperforms in EDA script (i.e., SiliconCompiler) generation with only 200 EDA script data. Additionally, to evaluate the effectiveness of the our agent framework, we compare the PPA on the GPT-3.5, where the results show that the agent refined RTL code can have a better quality than the generated RTL code only with GPT-3.5.
Keyword:
Large language model
hardware generation
data augmentation
期刊
A
IF:
2
论文数:
112
被引数:
1.2K
机构
引用论文
Editable Scene Simulation for Autonomous Driving via Collaborative LLM-Agents基于协作式LLM-Agent的自动驾驶可编辑场景仿真
PREAI
分享收藏Liu, S.; Fang, W.; Lu, Y.; Wang, J.; Zhang, Q.; Zhang, H.; Xie, Z. Rtlcoder: Fully open-source and efficient LLM-assisted RTL code generation technique. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2024, 44, 1448–1461. [Google Scholar] [CrossRef]刘, S.; 方, W.; 陆, Y.; 王, J.; 张, Q.; 张, H.; 谢, Z. Rtlcoder: 完全开源且高效的LLM辅助RTL代码生成技术. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2024, 44, 1448–1461. [Google Scholar] [CrossRef].png)
IF0
PREAI
分享收藏On the Viability of Using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators关于使用llm进行SW/HW协同设计的可行性: 设计CiM DNN加速器的示例
OAAI
OAAI分享收藏分享收藏
查看更多内容