.png){kind=icon}
返回
Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2010.2046196.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This paper addresses decoder design for nonbinary quasicyclic low-density parity-check (QC-LDPC) codes. First, a novel decoding algorithm is proposed to eliminate the multiplications over Galois field for check node processing. Then, a partially parallel architecture for check node processing units and an optimized architecture for variable node processing units are developed based on the new decoding algorithm. Thereafter, an efficient decoder structure dedicated to a promising class of high-performance nonbinary QC-LDPC codes is presented for the first time. Moreover, an ASIC implementation for a (620, 310) nonbinary QC-LDPC code decoder over GF(32) is designed to demonstrate the efficiency of the presented techniques.
Keyword:
Decoder architecture
extended min-sum (EMS)
fast Fourier transform (FFT) belief propagation (BP)
Min-Max decoding
nonbinary quasicyclic low-density parity-check (QC-LDPC) codes
very large scale integration (VLSI)
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.7K
被引数:
2.2W
机构
引用论文
.png){kind=icon}
分享收藏
查看更多内容