arrow
返回
H

Hyunsang Hwang

pohang university of science and technology

62H指数
511论文数
1.7W被引数
收录论文 114
发表时间
High-Performance and Scalable Ferroelectric Diodes Enabled via 2D-MoS2 Buffer Layer Under Low Thermal Budget通过2D-MoS2缓冲层在低热预算下实现的高性能和可扩展的铁电二极管
errSmall
IF12.1
err2025-10-07
err0
PREAI
errSeungkwon Hwang; Kyumin Lee; Laeyong Jung; Hojung Jang; Byeongjin Park; Seock-Jin Jeong; Jongwon Yoon; Jung-Dae Kwon; Yonghun Kim; Hyunsang Hwang
err分享
err收藏
err分享
err收藏
Controllable multilevel quantized conduction states in vertical CBRAM using Cu-nanodot ion source
err2024-10-31
err0
errOAAI
errLee, Sunhyeong; Lee, Chuljun; Kwon, Ohhyuk; Heo, Seongjae; Hwang, Hyunsang
err分享
err收藏
Volatile threshold switching devices for hardware security primitives: Exploiting intrinsic variability as an entropy source
err2024-05-23
err0
errOAAI
errChoi, Wooseok; Kwon, Ohhyuk; Lee, Jangseop; Oh, Seungyeol; Heo, Seongjae; Ban, Sanghyun; Seo, Yoori; Kim, Dongmin; Hwang, Hyunsang
err分享
err收藏
Improving the selector characteristics of ovonic threshold switch via UV treatment process (vol 123, 242103, 2023)
err2024-01-04
err0
errOAAI
errSeo, Yoori; Lee, Jangseop; Ban, Sanghyun; Kim, Dongmin; Han, Geonhui; Hwang, Hyunsang
err分享
err收藏
Improving the selector characteristics of ovonic threshold switch via UV treatment process
err2023-12-13
err3
PREAI
errSeo, Yoori; Lee, Jangseop; Ban, Sanghyun; Kim, Dongmin; Han, Geonhui; Hwang, Hyunsang
err分享
err收藏
Integrated Logic Circuits Based on Wafer-Scale 2D-MoS2 FETs Using Buried-Gate Structures使用掩埋栅极结构的基于晶圆级2D-MoS2 fet的集成逻辑电路
err2023-10-30
err1
errOAAI
errLee, Ju-Ah; Yoon, Jongwon; Hwang, Seungkwon; Hwang, Hyunsang; Kwon, Jung-Dae; Lee, Seung-Ki; Kim, Yonghun
err分享
err收藏
NbO2 selector device with Ge2Sb2Te5 thermal barrier for low off current (300 nA) and low power operation
err2023-03-13
err2
PREAI
errKwon, Ohhyuk; Lee, Jangseop; Lee, Kyumin; Choi, Wooseok; Hwang, Hyunsang
err分享
err收藏
err分享
err收藏